Byline: Yuning Zhang (1,2,3), Liang Chang (1,3), Genqing Yang (1,3), Huawang Li (1,3) Keywords: fault-tolerant memory architecture; data integrity; parallel Reed-Solomon codec Abstract: A fault-tolerant spaceborne mass memory architecture is presented based on entirely commercial-off-theshelf components. The highly modularized and scalable memory kernel supports the hierarchical design and is well suited to redundancy structure. Error correcting code (ECC) and periodical scrubbing are used to deal with bit errors induced by single event upset. For 8-bit wide devices, the parallel Reed Solomon(10, 8) can perform coder/decoder calculations in one clock cycle, achieving a data rate of several Gb/s. In space environment, ECC combined with periodical scrubbing is appropriate and it reduces the word error rate by 5 orders of magnitude with 1% timing overhead and small hardware expenditure. Author Affiliation: (1) Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai, 200050, China (2) Graduate School of Chinese Academy of Sciences, Beijing, 100039, China (3) Shanghai Microsatellite Engineering Center, Shanghai, 200050, China Article History: Registration Date: 06/02/2010 Accepted Date: 04/05/2009 Online Date: 10/02/2010 Article note: Supported by Innovative Program of Chinese Academy of Sciences (No. KGCY-SYW-407-02) and Grand International Cooperation Foundation of Shanghai Science and Technology Commission (No. 052207046). ZHANG Yuning, born in 1981, male, Dr.